Background {#Sec1}
==========

Microelectronics technology has developed in accordance with Moore's law for many years. The performance of metal-oxide-semiconductor field-effect transistor (MOSFET) has been improving with the downscaling of feature size. However, in sub-45-nm complementary metal oxide semiconductor (CMOS) technology, the scaling of SiO~2~ gate dielectric thickness leads to an unacceptable gate leakage current, which affects the reliability of the device and causes an increase in static power dissipation. Therefore, new kinds of dielectric materials with high permittivity are needed to replace the traditional SiO~2~ gate dielectric to obtain a smaller equivalent oxide thickness (EOT) in the CMOS industry \[[@CR1],[@CR2]\]. Presently, the use of HfO~2~ (*k* \~ 13 to 20) as the gate dielectric in the high-*k*/metal gate structure has been successfully applied to MOSFET fabrication and is gradually replacing the traditional SiO~2~/poly-Si gate structure \[[@CR3]\]. Nevertheless, further downscaling trend makes the use of HfO~2~ as gate dielectric in the CMOS technology encounter a bottleneck. During the past two decades, rare earth oxides (Y~2~O~3~, La~2~O~3~, Nd~2~O~3~, etc.) used as alternative gate dielectric materials have been extensively studied \[[@CR4]\]. In particular, due to its high k value (approximately 27) and large band gap (approximately 5.3 eV), lanthanum oxide (La~2~O~3~) is considered as one of the most promising alternative for HfO~2~ to achieve a more aggressive downscaling of the EOT \[[@CR5]\]. But disadvantages of La~2~O~3~ have also been reported, such as hygroscopicity and affinity for silicon atoms \[[@CR6]\]. Al~2~O~3~ has also been used as high-*k* gate dielectric material in the early stage, but its further development is limited because of the low *k* value (8 to 10). However, the combination of Al~2~O~3~ and La~2~O~3~ results in an improvement in the characteristics of the films used as the gate dielectric. For example, when the La~2~O~3~ layer is *in situ* capped with an Al~2~O~3~ layer, the absorption of moisture which gives rise to detrimental effects on the dielectric films such as increased surface roughness and deterioration of the permittivity can be suppressed \[[@CR7]\]; in addition, as a compound of Al~2~O~3~ and La~2~O~3~, LaAlO~3~ (LAO) has a nearly high k value (25 to 27) as La~2~O~3~ while providing a high immunity against moisture absorption and a preferable thermal stability \[[@CR8]\] during the annealing process.

It turns out that an interfacial layer (IL) which exhibits a La-silicate composition is unavoidably formed between the La~2~O~3~ film and Si substrate. Moreover, in the conventional gate first process with a high-temperature annealing treatment, the diffusion of Si atoms from the substrate into the dielectric results in the formation of undesirable low-permittivity silicates in the films. Both of the two phenomena mentioned above can especially be observed in low-temperature deposited films in which the existence of large amounts of defects and disordered chemical bonds may enhance the diffusion of oxygen and Si atoms and lead to a degradation of the EOT value \[[@CR9]\]. Atomic layer deposition (ALD) is a typically low-temperature deposition method, but its self-limited surface reaction mechanism makes the films deposited by ALD have some outstanding properties such as atomic scale thickness controllability, fine uniformity, and excellent conformality \[[@CR10]\]. Regarding this, ALD is considered as one of the most appropriate way to produce high-quality high-*k* gate dielectric. In this study, we prepared Al~2~O~3~/La~2~O~3~/Al~2~O~3~ gate stacks by ALD to circumvent the hygroscopicity and diffusion-related problems of La~2~O~3~. A thickness-varied Al~2~O~3~ layer was deposited between La~2~O~3~ layer and Si substrate as a barrier layer, and its effects on the physical and electrical characteristics of the films were investigated.

Methods {#Sec2}
=======

Al~2~O~3~/La~2~O~3~/Al~2~O~3~ gate stacks (S1 \~ S4) were deposited on p-type Si (100) wafers using an atomic layer deposition reactor (Picosun R-200, Espoo, Finland). The wafers were treated with a diluted HF solution to remove the native SiO~2~ before deposition. La(^i-^PrCp)~3~ and TMA were used as the La and Al precursor while O~3~ was used as the oxidant. Under the deposition temperature of 300°C, for La~2~O~3~, a linear relation with a growth rate of approximately 0.85 Å/cycle is obtained, and the steady-state growth rate of Al~2~O~3~ films is approximately 0.93 Å/cycle. The fabricated nanolaminate (Al~2~O~3~/La~2~O~3~/Al~2~O~3~) films were annealed at 700°C for 1 min in N~2~ ambient. Film thicknesses were measured by Woollam M2000D (Woollam Co. Inc., Lincoln, NE, USA) spectroscopic ellipsometry (SE). Cross-sectional high-resolution transmission electron microscopy (HRTEM) performed with the \[100\] direction \[[@CR11]\] of the Si substrate was used to observe the microstructures of the gate stacks. The bonding structures and chemical quantitative composition of the films were examined by X-ray photoelectron spectroscopy (XPS) and time of flight secondary ion mass spectrometry (TOF-SIMS). The electrical properties of the films were measured using a metal-insulator-semiconductor (MIS) capacitor structure. Metal gate (160 nm Au/20 nm Ni) with a diameter of 300 μm was deposited by magnetron sputtering through a shadow mask, and Al was sputtered as the back contact metal, followed by annealing in forming gas ambient at 400°C for 20 min. The capacitance-voltage (*C*-*V*) and leakage current density-voltage (*J*-*V*) measurements were carried out using a Keithley 590 C-V analyzer (Keithley Instruments, Cleveland, OH, USA) and HP 4156B instrument (Hewlett-Packard Development Company, L.P., Palo Alto, CA, USA). The flat band voltages (*V*~FB~) and EOT of the capacitors were extracted from the simulation software named Hauser NCSU CVC program \[[@CR12]\] taking into account of quantum-mechanical effects.

Results and discussion {#Sec3}
======================

Figure [1](#Fig1){ref-type="fig"} shows the schematic structure of Al~2~O~3~/La~2~O~3~/Al~2~O~3~ gate stacks discussed in this paper. The thickness of La~2~O~3~ layers in samples S1 \~ S4 is 5 nm, and all the samples are *in situ* ALD-capped with a 2-nm Al~2~O~3~ layer. The thickness of the Al~2~O~3~ barrier layer between La~2~O~3~ layers and Si substrate is tuned by varying the number of ALD cycles, which is 0, 5, 10, and 15 cycles for samples S1 \~ S4 separately. Table [1](#Tab1){ref-type="table"} shows the total thickness of the as-grown and annealed samples measured by spectroscopic ellipsometry (SE). It is reported that La~2~O~3~ films are easily hydrated, but in this work, the existence of capping Al~2~O~3~ layer suppresses the hydration reaction during the rapid thermal annealing (RTA) process, and as a result, the thickness of each sample does not increase too much after the annealing treatment. However, sample S1 shows a thicker increment about 0.4 nm when compared with the other three samples, which indicates a thicker interfacial layer formation in sample S1.Figure 1**Schematic structure of Al** ~**2**~ **O** ~**3**~ **/La** ~**2**~ **O** ~**3**~ **/Al** ~**2**~ **O** ~**3**~ **/Si stacks.** The thickness of Al~2~O~3~ barrier layer between Si substrate and La~2~O~3~ layer in samples S1 \~ S4 changes with the number of ALD cycles.Table 1**Thickness (measured by SE) of the as-grown and annealed samples discussed in this workSampleNumber of ALD Al** ~**2**~ **O** ~**3**~ **cyclesThickness as-grown (nm)Thickness after RTA (nm)**S108.28.6S258.48.7S3108.89.0S4159.39.5

Figure [2](#Fig2){ref-type="fig"} shows the O 1s XPS spectra and their deconvolution results for the RTA treated Al~2~O~3~/La~2~O~3~/Al~2~O~3~ gate stacks. C 1s peak from adventitious carbon at 284.6 eV \[[@CR13]\] was used as an internal energy reference during the analysis. The O 1s XPS spectra consists of four peaks, which are (I) La-O-La (approximately 529.3 eV), (II) La-O-Si (approximately 530.4 eV), (III) Al-O (approximately 531.6 eV), and (IV) Si-O-Si (approximately 532.6 eV) \[[@CR14]\]. Among the four deconvoluted peaks, peak I and peak III come from the deposited La~2~O~3~ and Al~2~O~3~ layer; peak II and peak IV are attributed to SiO~x~ and La-silicate, which indicate the formation of interfacial layer and silicate in the films caused by the diffusion of oxygen and Si atoms during the annealing process \[[@CR15]\]. By contrast, we can find out that the intensity of peak II and peak IV corresponding to La-O-Si and Si-O-Si is reduced from samples S1 to S4, respectively. The decreasing trend of peak II and peak IV suggests that, on the one hand, in sample S1 without an Al~2~O~3~ barrier layer, Si diffusion into the La~2~O~3~ layer is enhanced during a thermal treatment, resulting in a favorable silicate formation through the film and the interface; on the other hand, to some extent, a uniform and dense Al~2~O~3~ barrier layer (approximately 1.5 nm) in sample S4 produced by 15 cycles of ALD deposition suppresses the formation of IL and prevents the diffusion of Si atoms, resulting in a silicate formation decrease. In order to study this phenomenon more clearly, cross-sectional HRTEM and time of flight secondary ion mass spectrometry (TOF-SIMS) measurements were applied to samples S1 and S4.Figure 2**O 1s XPS spectra of Al** ~**2**~ **O** ~**3**~ **/La** ~**2**~ **O** ~**3**~ **/Al** ~**2**~ **O** ~**3**~ **gate stacks shown in Table** [1](#Tab1){ref-type="table"} **.**

With the deposition method of ALD, different from the LaLuO~3~/Si stack, in which a sharp interface is observed \[[@CR16]\], the IL seems hardly to be avoided in the La~2~O~3~/Si stack because of the affinity for silicon atoms of La~2~O~3~, especially after a high-temperature RTA treatment. The cross-sectional HRTEM images for annealed samples S1 and S4 are displayed in Figure [3](#Fig3){ref-type="fig"}. Both of the films exhibit an amorphous structure up to an annealing temperature of 700°C \[[@CR17]\]. Compared with Figure [3](#Fig3){ref-type="fig"}b, a thicker amorphous transition region about 2.5 nm between the deposited film and Si substrate is observed in Figure [3](#Fig3){ref-type="fig"}a, indicating a thicker IL formation in sample S1. Figure [4](#Fig4){ref-type="fig"} shows the TOF-SIMS depth profiles of OH^−^, Al^+^, Si^+^, La^+^, and SiO~3~^−^ clusters acquired for samples S1 and S4. The intensity of the signals is dealt with normalization method, and depth values are calibrated by HRTEM results. Large amounts of OH^−^ are detected only at the surface of the films while the internal content is much less and uniformly distributed without a gradient distribution trend suggesting that the diffusion of moisture from air to the films is suppressed by the capping Al~2~O~3~ layer. As a result, the moisture absorption of La~2~O~3~ layer can be neglected in the Al~2~O~3~/La~2~O~3~/Al~2~O~3~ gate stacks \[[@CR7]\]. The intensity of Si^+^ in sample S4 is at least an order magnitude less than that in sample S1, which suggests that the deposited Al~2~O~3~ barrier layer (15 cycles) in sample S4 indeed suppresses the diffusion of Si atoms from the Si substrate into the La~2~O~3~ layer during the thermal process, in good agreement with the XPS results. Due to the formation of pinholes in the Al~2~O~3~ barrier layer during the 700°C RTA treatment \[[@CR18]\], the diffusion of Si atoms is not completely suppressed. HRTEM analysis reveals the existence of a thicker IL in the sample without an Al~2~O~3~ barrier layer, and now this result can be further confirmed from the intensity of SiO~3~^−^ signals which indicate the presence of a SiO~x~-like component existing in the region of the nanolaminate/substrate interface. Finally, the depth profiles of Al^+^ and La^+^ suggest a serious interdiffusion of La~2~O~3~ and Al~2~O~3~ layers in the Al~2~O~3~/La~2~O~3~/Al~2~O~3~ gate stacks. This result explains the difficulty in distinguishing the borderlines between La~2~O~3~ and Al~2~O~3~ layers in Figure [3](#Fig3){ref-type="fig"}.Figure 3**Cross-sectional HRTEM images of annealed samples S1 and S4 shown in Table** [1](#Tab1){ref-type="table"} **. (a)** Sample S1. **(b)** Sample S4.Figure 4**TOF-SIMS depth profiles of annealed samples S1 and S4 shown in Table** [1](#Tab1){ref-type="table"} **.**

Figure [5](#Fig5){ref-type="fig"} shows the *C*-*V* curves and *V*~FB~ shifts for the Al~2~O~3~/La~2~O~3~/Al~2~O~3~ gate stacks. The EOTs of samples S1 \~ S4 extracted by NCSU CVC program are 4.62, 3.82, 3.85, and 3.28 nm, then the *k* values can be figured out as 7.3, 8.9, 9.1, and 11.3, respectively. For sample S1, the enhanced diffusion of oxygen and Si atoms during the annealing process owing to the absence of Al~2~O~3~ barrier layer makes the permittivity lower while the EOT thicker with respect to those of the others. The doping concentration of the Si substrate used in this work is 5.0 × 10^15^ cm^−3^, considering the work function difference between Si substrate and Au/Ni metal gate electrode, the ideal *V*~FB~ can be worked out as −0.06 V. It is believed that the shift of *V*~FB~ originates from the existence of net oxide charges in the films \[[@CR19]\]. The *V*~FB~ value for sample S1 is −0.16 V. Accordingly, there are positive net oxide charges in sample S1. The *V*~FB~ value for samples S2 \~ S4 are observed to be 0.05, 0.15, and 0.26 V, respectively. Such *V*~FB~ shifts suggest the presence of negative net oxide charges induced by the negative fixed charges existing in the Al~2~O~3~ barrier layers \[[@CR20]\]. Taking the ideal *V*~FB~ as a reference, a bigger shifting value of *V*~FB~ is obtained in sample S4 compared with those of sample S2 and sample S3, which means that, in a very thin range, more negative net oxide charges in the Al~2~O~3~/La~2~O~3~/Al~2~O~3~ gate stacks would be generated as the thickness of Al~2~O~3~ barrier layer increases.Figure 5***C*** **-** ***V*** **curves of MIS capacitors using annealed S1 \~ S4 gate stacks as insulators.** The capacitors were measured at the frequency of 1 MHz.

The effect of Al~2~O~3~ barrier layer thickness on the gate leakage current density is shown in Figure [6](#Fig6){ref-type="fig"}. At the applied gate voltage of −5 V, the leakage current density of the films are measured to be 5.92 × 10^−1^, 1.86 × 10^−3^, 2.32 × 10^−4^, and 1.79 × 10^−4^ A/cm^2^, separately. The current density reduction of sample S4 by three orders or more from sample S1 is achieved. The low gate leakage current characteristic of sample S4 is considered arise from the large band offsets \[[@CR21]\] at the nanolaminate/Si interface. Al~2~O~3~ has a large band gap of 8.8 eV and high values of conduction band offset (approximately 2.8 eV) and valence band offset (approximately 4.8 eV) with respect to p-type Si substrate \[[@CR22],[@CR23]\]. Consequently, the addition of an Al~2~O~3~ barrier layer contributes to the formation of a higher potential barrier at the fabricated nanolaminate/Si interface than that at the La~2~O~3~/Si interface or the SiO~x~-silicate/Si interface. The high potential barrier formed between the oxide film and the Si substrate results in a weakening of the tunneling effect of electrons and holes in the metal-insulator-semiconductor capacitor. Therefore, the leakage current density decreases with the existence of an Al~2~O~3~ barrier layer.Figure 6***J*** **-** ***V*** **curves of MIS capacitors using annealed S1 \~ S4 gate stacks as insulators.**

Conclusions {#Sec4}
===========

In summary, an Al~2~O~3~ barrier layer (15 ALD cycles, approximately 1.5 nm) between the La~2~O~3~ layer and Si substrate plays an important role in blocking the diffusion of Si atoms from Si substrate into the La~2~O~3~ layer and the diffusion of oxygen in the opposite direction resulting in a decrease in the thickness of IL and the formation of La-silicate in the Al~2~O~3~/La~2~O~3~/Al~2~O~3~ gate stack during the annealing process. In other words, the existence of the Al~2~O~3~ barrier layer provides a gate stack with high permittivity and contributes to the achievement of an improved EOT value. The thickness of the Al~2~O~3~ barrier layer also affects the electrical characteristics of the fabricated nanolaminates. In a very thin range (0 \~ 15 cycles), Al~2~O~3~ barrier layer brings in negative net oxide charges which leads to a positive shift of *V*~FB~. In addition, as the thickness of Al~2~O~3~ barrier layer increases, gate leakage current is reduced due to the formation of a high potential barrier between the oxide film and Si substrate.
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